

# **Application Note**

# MPC8260 60x Bus Timing Diagram

Freescale NetComm, Austin

### 0.0 Introduction

All the timing diagrams are generated based on the simulations.

The timing diagrams are organized as followings:

- 1. External 60x Master Transactions
- 2. External 60x Slave Transactions.

© Freescale Semiconductor, Inc., 2004. All rights reserved.





**60x Bus Timing Diagram** 

## 1. External 60x Master Transaction

1.1 External 60x Master Writes to Memory (GPCM) on 60x Bus




Figure 1 60x bus write to 60x memory



**60x Bus Timing Diagram** 

1.2 External 60x Master 60x Reads from Memory(GPCM) on 60x Bus




Figure 2 60x bus read from 60x memory (GPCM)



**60x Bus Timing Diagram** 

1.3 External 60x Master Reads from Internal dual-port RAM




Figure 3 60x bus read from internal dual-port RAM



**60x Bus Timing Diagram** 

1.4 External 60x Master writes to internal dual-port RAM




Figure 4 60x bus write to internal dual-port RAM



**60x Bus Timing Diagram** 

1.5 External 60x Master Writes to Memory (GPCM) on Local Bus




Figure 5 60x bus write to local bus



**60x Bus Timing Diagram** 

1.6 External 60x Master Reads from Memory(GPCM) on Local Bus




Figure 6 60x bus read from local bus



**60x Bus Timing Diagram** 

1.7 External 60x Master Writes to 60x Memory (GPCM) with Read-Modify-Write Cycle




Figure 7 60x bus master write to 60x memory with Read-Modify-Write Cycle Notes: All the thick-lined signals are driven by external 60x master.



**60x Bus Timing Diagram** 

1.8 External 60x Master Writes to Local Memory (GPCM) with Read-Modify-Write Cycle




Figure 8 60x bus write to local bus with Read-Modify-Write Cycle



60x Bus Timing Diagram

1.9 ARTRY Cycle during External 60x Master Access




Figure 9 ARTRY cycle during external 60x master access



**60x Bus Timing Diagram** 

1.10 TEA Termination during External 60x Master Access




Figure 10 TEA termination during external 60x master access

All the thick-lined signals are driven by external 60x master.

### Note:

If the external 60x master initiates a transaction not supported by MPC8260, the MPC8260 signals an error by asserting  $\overline{TEA}$ .



**60x Bus Timing Diagram** 

1.11 Pipeline Control -- Cycle with Pipeline




Figure 11. 60x Master Cycle with Pipeline

Note:

1. The pipeline depth is controlled by BCR[PLDP]:

PLDP = 1: Depth is 0 PLDP = 0: Depth is 1

2. With the pipeline depth equals to 1, the second address tenure starts before the end of the first data tenure.



**60x Bus Timing Diagram** 

1.12 Pipeline Control -- Cycle without Pipeline




Figure 12. 60x Master Cycle without Pipeline

Note:

1. The pipeline depth is controlled by BCR[PLDP]:

PLDP = 1: Depth is 0 PLDP = 0: Depth is 1

2. With the pipeline depth equals to 0, the second address tenure starts after the end of the first bus tenure. Also for each bus transaction, the address tenure ends one cycle after its own data tenure finishes.



**60x Bus Timing Diagram** 

## 2. External Slave Transaction

## 2.1 Simple Read from 60x slave




Figure 13 Simple read from 60x slave



**60x Bus Timing Diagram** 

## 2.2 Simple Write to 60x slave




Figure 14 Simple write to 60x slave



**60x Bus Timing Diagram** 

## 2.3 ARTRY Cycle during 60x Slave Transaction




Figure 15 ARTRY cycle during 60x Slave Transaction



**60x Bus Timing Diagram** 

2.4 TEA Termination during External 60x Slave Access




Figure 16 TEA termination during external 60x Slave access

Note:

If the external 60x slave detects a bus error, it may assert  $\overline{TEA}$  to inform MPC8260 during data tenure.



**60x Bus Timing Diagram** 

2.5 Pipeline Control -- Cycle with Pipeline




Figure 17 Cycle with Pipeline

Note:

1. The pipeline depth is controlled by BCR[PLDP]:

PLDP = 1: Depth is 0 PLDP = 0: Depth is 1

2. With the pipeline depth equals to 1, the second address tenure starts before the end of the first data tenure.



**60x Bus Timing Diagram** 

2.6 Pipeline Control -- Cycle without Pipeline




Figure 18 Cycle without Pipeline

Note:

1. The pipeline depth is controlled by BCR[PLDP]:

PLDP = 1: Depth is 0 PLDP = 0: Depth is 1

2. With the pipeline depth equals to 0, the second address tenure starts after the end of the first bus tenure. Also for each bus transaction, the address tenure ends one cycle after its own data tenure finishes.



### How to Reach Us:

### Home Page:

www.freescale.com

#### E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150

LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

