

### **Freescale Semiconductor**

## **Application Note**

Document Number: AN3664

Rev. 2, 11/2011

# SGTL5000 I<sup>2</sup>S DSP Mode

# 1 Description

SGTL5000 supports multiple forms of I<sup>2</sup>S communication for digital input/output. Along with the more typical Left- or Right-justified configuration, SGTL5000 includes support for a mode aimed at signals as seen in digital signal processing (DSP) applications, e.g. Bluetooth transceivers. This document will help explain the usage and configuration of SGTL5000's I<sup>2</sup>S DSP mode.

### 2 DSP Mode

The purpose of the I<sup>2</sup>S DSP Mode (A/B) is to interface with various external devices, such as Bluetooth transceivers. Where it differs from standard I2S is that the frame clock does not represent a different channel when high or low, but is a bit-wide pulse that marks the start of a frame. Data is aligned such that the left channel data is immediately followed by right channel data. Zero padding is filled in for the remaining bits. The data and frame clock may be configured to clock in on the rising or falling edge of Bit Clock.

#### Contents

1.	Description
2.	DSP Mode
3.	Conclusion





#### **DSP Mode**

SGTL5000 supports LRCLK frequencies of as low as 8kHz, for Bluetooth-type applications by accepting an input clock, and dividing down to the necessary LRCLK.

To specify the proper rate, the following should be written to RATE\_MODE (bits 5:4) in CHIP\_CLK\_CTRL:

 $0x0 = SYS_FS$  specifies the rate


 $0x1 = Rate is 1/2 of the SYS_FS rate$ 

 $0x2 = Rate is 1/4 of the SYS_FS rate$ 

0x3 = Rate is 1/6 of the SYS FS rate

e.g. to get an 8kHz Bluetooth sample rate from an incoming 48kHz clock, 0x3 must be written to RATE\_MODE.

The following are functional diagrams of DSP mode with 32 and 64 SCLKFREQ, respectively:



To enable DSP Mode in SGTL5000, write 0x2 to I2S\_MODE (bits 3:2) in CHIP\_I2S0\_CTRL. Data alignment is crucial. Both the sender and receiver of data must be set up identically to properly transmit information. For example, in order to transmit to an Audio Precision 2700, the data must be aligned on the falling edge of I2S\_SCLK, therefore, SCLK\_INV (bit 6:6) in CHIP\_I2S0\_CTRL must be set.



Figure 1, Figure 2 and Figure 3, following, show oscilloscope outputs of DSP Mode.




Figure 1. Here, showing a 32-bit frame, with left- and right-channel data being transmitted

Freescale Semiconductor 3






Figure 2. SGTL5000 also supports 32-bit-per-channel data, using a 64-SCLK frame






Figure 3. Close-up of data alignment in reference to the LR bit-pulse (Ch 3)

# 3 Conclusion

SGTL5000 offers compatibility with many different digital I/O schemes in order to provide support to as many applications as possible. Understanding the use of DSP mode will ensure proper communication between a Bluetooth-type device and SGTL5000.



# 4.0 Revision History

REVISION	DESCRIPTION
2.0	25 November 2008 - Initial release.
	11 November 2011 - Deleted "Preliminary—Subject to Change Without Notice" - Updated Freescale form and style.



#### How to Reach Us:

#### Home Page:

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further to products herein. Freescale Semiconductor makes no warranty, representation or regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", be validated for each customer application by technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Qorivva, S12 MagniV, SMARTMOS and Xtrinsic are trademarks of Freescale Semiconductor, Inc. ARM is the registered trademark of ARM Limited. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners. ©2011 Freescale Semiconductor. Inc.

AN3664 Rev. 2.0 11/2011