Freescale Semiconductor
Addendum

Document Number: MPC866UMAD
Rev. 2.2, 06/2010

Errata to the MPC866 PowerQUICC User's Manual, Rev. 2

This errata describes corrections the *MPC866 PowerQUICC User's Manual*, Revision 2. For convenience, the section number and page number of the errata item in the reference manual are provided. Items in bold are new since the last revision of this document.

To locate any published updates for this document, visit our website listed on the back cover of this document.

Section/Page Changes

14.2.1/14-4 In Table 14-1, “The Input Frequency Requirements,” change “320 MHz” to “400 MHz” as follows:

Table 14-1. The Input Frequency Requirements

MODCK[1-2]	Frequency In	PDF	MFI, MFN, MFD for DPGDCK
00, 01	OSCM = 10 MHz to 10.66 MHz	0	160 MHz < OSCLK * 2 * (MFI + (MFN/ (MFD+1))) < 400 MHz
11	EXTCLK = 10 MHz to 10.66 MHz	0	160 MHz < OSCLK * 2 * (MFI + (MFN/ (MFD+1))) < 400 MHz
10	45 MHz ≤ EXTCLK ≤ 66 MHz	10 MHz ≤ EXTCLK/ (PDF+1) ≤ 32 MHz	160 MHz < OSCLK * 2 * (MFI + (MFN/ (MFD+1))) / (PDF+1) < 400 MHz

21.2.4, 20-10 In Table 20-4, “TODR Field Descriptions,” in TOD field description, change “TOD is cleared automatically after one serial clock...” to say “TOD is cleared automatically after 1 system clock...”

21.3, 21-11 Under third bullet point, change “For an RxBD, the value must be even,” to say, “For an RxBD, the value must be mod 4 aligned.”

32.8/32-19 Add a note to beginning of section, as follows: “PIP in transparent mode is not supported.”

H.1.1/H-4 Change the eleventh bulleted feature from “24 general purpose I/O port pins” to “26 general purpose I/O port pins.”

H.2/H-5 Change the note to read:

Note: All PCMCIA Slot B registers are reserved except for PGCRB, which is used to provide OP2 and OP3 functionality.



Figure H-2. PGCRB Register

Section, Page No.	Changes

Table H-1. PGCRB Field Descriptions

Bits	Name	Description
0–7	—	Reserved, should be cleared.
8–15	—	Reserved, should be cleared.
16–17	—	Reserved, should be cleared.
18–23	—	Reserved, should be cleared.
24	OP2	Writing a zero or a 1 is reflected on the pin.
25	OP3	Writing a zero or a 1 is reflected on the pin.
26–31	—	Reserved, should be cleared.

H.5/H-7

In Table H-2 (formerly Table H-1), delete second from last row “OP2/MODCK1/STS - OP2 removed”.

Change last row “OP3/MODCK2/DSDO - OP3 removed and DSDO removed.” to “OP3/MODCK2/DSDO - DSDO removed.”

How to Reach Us:

Home Page:
www.freescale.com

Web Support:
http://www.freescale.com/support

USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

Document Number: MPC866UMAD
Rev. 2.2
06/2010